

CLAIMS

- 1
- 2 1. A cryptography acceleration chip, comprising:
- 3       a plurality of cryptography processing engines; and
- 4       a packet distributor unit configured to receive data packets and matching
- 5 classification information for the packets, and to input each of the packets to one of
- 6 the plurality of cryptography processing engines;
- 7       wherein the combination of said distributor unit and plurality of cryptography
- 8 engines is configured to provide for cryptographic processing of a plurality of the
- 9 packets from a given packet flow in parallel while maintaining per flow packet order.
- 10 2. The chip of claim 1, wherein said distributor unit processes received packet and
- 11 matching classification information sequentially.
- 12 3. The chip of claim 1, wherein said plurality of cryptography engines process the
- 13 input packets in parallel.
- 14 4. The chip of claim 1, wherein said distributor unit inputs packets to the
- 15 cryptography engines in round-robin fashion.
- 16 5. The chip of claim 4, wherein said distributor unit reads packets output from the
- 17 cryptography engines in the same round-robin fashion.
- 18 6. The chip of claim 1, wherein the combination of said distributor unit and plurality
- 19 of cryptography engines is configured to provide for cryptographic processing of a
- 20 plurality of the packets from a plurality of packet flows in parallel while maintaining
- 21 packet ordering across the plurality of flows.
- 22 7. The chip of claim 1, wherein said packets require IPSec cryptography processing.
- 23 8. The chip of claim 7, wherein said chip operates at sustained rate of at least one
- 24 Gigabit/s in full duplex mode.
- 25 9. The chip of claim 1, wherein said distributor unit further comprises an order
- 26 maintenance retirement unit configured to enable the plurality of cryptography
- 27 engines to process incoming packets in out-of-order fashion.
- 28 10. The chip of claim 9, wherein said order maintenance retirement unit extracts
- 29 processed packets from a retirement buffer and outputs them from the chip in the
- 30 same order in which they were received by the chip.

31 11. A method for accelerating cryptography processing of data packets, the method  
32 comprising:

33 receiving a plurality of data packets on a cryptography acceleration chip;

34 processing the data packets and matching classification information for the  
35 packets;

36 distributing the data packets to a plurality of cryptography processing engines  
37 for cryptographic processing;

38 cryptographically processing the data packets in parallel on the plurality of  
39 cryptography processing engines;

40 outputting the cryptographically processed data packets from the chip in  
41 correct per flow packet order.

42 12. The method of claim 11, wherein said processing of received packet and  
43 matching classification information is done sequentially.

44 13. The method of claim 11, wherein said cryptographic processing of said packets  
45 on said plurality of cryptography engines is done in parallel.

46 14. The method of claim 11, wherein said distribution of packets to the cryptography  
47 engines is done in round-robin fashion.

48 15. The method of claim 14, wherein said outputting of packets from the  
49 cryptography engines is done in the same round-robin fashion.

50 16. The method of claim 11, wherein the combination of said distribution and  
51 cryptographic processing further maintains packet ordering across a plurality of flows.

52 17. The method of claim 11, wherein said packets require IPSec cryptography  
53 processing.

54 18. The method of claim 17, wherein said chip operates at sustained rate of at least  
55 one Gigabit/s in full duplex mode.

56 19. The method of claim 19, further comprising managing the processing of the  
57 packet data through the plurality of cryptography processing engines without  
58 requiring any attached local memory.

59 20. An IPSec cryptography acceleration chip, comprising:

60 an external system bus interface unit;  
61 a packet classifier unit;  
62 a packet distributor unit;  
63 a FIFO input buffer connected to the packet classifier unit;  
64 a FIFO output buffer connected to packet distributor unit;  
65 a plurality of cryptography processing engine units connected to the packet  
66 distributor unit; and  
67 a control processor that manages the processing of packets through the chip.

21  
22. The IPsec cryptography acceleration chip of Claim 21, further  
1 comprising:  
2

3 a packet splitting unit, in which incoming packets are split into fixed-sized  
4 cells.

23  
23. A network communication device, comprising:  
1

2 a central processing unit;

3 a system memory;

4 a network interface unit;

5 a cryptography acceleration chip comprising:

6 a plurality of cryptography processing engines; and

7 a packet distributor unit configured to receive data packets and  
8 matching classification information for the packets, and to input each of the  
9 packets to one of the plurality of cryptography processing engines;

10 wherein the combination of said distributor unit and plurality of  
11 cryptography engines is configured to provide for cryptographic processing of  
12 a plurality of the packets from a given packet flow in parallel while  
13 maintaining per flow packet order.

14 an internal bus that connects the central processing unit, the system memory,  
15 the network interface unit, and the cryptography acceleration chip.

23

- 16 24. The device of claim 23, wherein the internal bus is a high speed switching matrix.  
17

009070 0507950